Hallo! Tracked shipping to Netherlands with Delivery Duty Paid for just €7 

Ship to
Netherlands
0

My Account

  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

menu

Select your country

Americas

Europe

Rest of the world

portada Systemc Implementation of a Risc-Based Processor Architecture: Design and Implementation of a 16-Bit Risc-Based Processor Architecture With Systemc Language
Type
Physical Book
Publisher
Author
Topic
SystemC, SystemC Synthesis, MSP430, Computer Design, Processor Design
Year
2009
Language
English
Pages
200
Format
Paperback
ISBN
3639130359
ISBN13
9783639130355
Categories

Systemc Implementation of a Risc-Based Processor Architecture: Design and Implementation of a 16-Bit Risc-Based Processor Architecture With Systemc Language

Salih Zengin (Author) · Vdm Verlag · Paperback

Systemc Implementation of a Risc-Based Processor Architecture: Design and Implementation of a 16-Bit Risc-Based Processor Architecture With Systemc Language - Salih Zengin

4 estrellas - de un total de 5 estrellas 1 review
Cheaper New Book Imported to Netherlands
Delivery: 26 Oct - 02 Nov Shipping: 11 to 15 business days.
€ 74,50
Faster New Book Imported to Netherlands
Delivery: 16 Oct - 20 Oct Shipping: 5 to 6 business days.
€ 75,83
Import costs and 9% BTW included in the price ✅
€ 74,50

Choose the list to add your product or create one New List

Go to My Wishlists
Calculate shipping cost

Synopsis "Systemc Implementation of a Risc-Based Processor Architecture: Design and Implementation of a 16-Bit Risc-Based Processor Architecture With Systemc Language "

Increasing the complexity of the electronic systems leads to electronic system level modeling concept supporting hardware and software co-design and co-verification environment in a single framework. SystemC, an IEEE approved electronic design standard for system design and verification processes, provides such an environment by supporting a wide range of abstraction levels from system-level to register-transfer level. In this book, two different models of a processor core, whose instruction set architecture is compatible with TI MSP430 microcontroller, are designed by employing the classical hardware modeling capability of the SystemC. With its well-designed orthogonal instruction set, elegant addressing modes, useful constant generators and flexible von-Neumann architecture, 16-bit RISC-like processor of the MSP430 microcontroller is an ideal selection for the SoC designs. Instruction set and addressing modes of the designed processors are simulated thoroughly. Moreover, original CRC programs are used to verify the processor cores. SystemC to hardware flow is also illustrated by synthesizing the ALU part of the processor into a Xilinx-based hardware.

Customers reviews

Josie Esteban Rodriguez Condia Monday, July 17, 2017
Verified Purchase

Buen libro y en buena condiciones. Especial para observar la arquitectura interna de un procesador y la relacion entre las instrucciones, micro-operaciones y los stage de pipeline. No es tan bueno con la descripcion en SystemC. Requiere de conocimientos previos.

00
More customer reviews
  • 0% (0)
  • 100% (1)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

Is the book original?

All books in our catalog are Original.

In what language is the book written?

The book is written in English.

What is the format of this book?

The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews