Hallo! Tracked shipping to Netherlands with Delivery Duty Paid for just €7 

Ship to
Netherlands
0

My Account

  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

menu

Select your country

Americas

Europe

Rest of the world

portada A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof
Type
Physical Book
Author
Publisher
Language
English
Pages
628
Format
Paperback
Dimensions
23.4x15.6x3.3 cm
Weight
0.89 kg.
ISBN13
9783030432423
Categories

A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof

Petro Lutsyk (Author) · Jonas Oberhauser (Author) · Wolfgang J. Paul (Author) · Springer · Paperback

A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof - Lutsyk, Petro ; Oberhauser, Jonas ; Paul, Wolfgang J.

Cheaper New Book Imported to Netherlands
Delivery: 12 Oct - 19 Oct Shipping: 13 to 17 business days.
€ 53,72
Faster New Book Imported to Netherlands
Delivery: 01 Oct - 05 Oct Shipping: 6 to 7 business days.
€ 69,09
Import costs and 9% BTW included in the price ✅
€ 53,72

Choose the list to add your product or create one New List

Go to My Wishlists
Calculate shipping cost

Synopsis "A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof"

This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014. It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features: - MIPS instruction set architecture (ISA) for application and for system programming - cache coherent memory system - store buffers in front of the data caches - interrupts and exceptions - memory management units (MMUs) - pipelined processors: the classical five-stage pipeline is extended by two pipeline stages for address translation - local interrupt controller (ICs) supporting inter-processor interrupts (IPIs) - I/O-interrupt controller and a disk

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

Is the book original?

All books in our catalog are Original.

In what language is the book written?

The book is written in English.

What is the format of this book?

The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews