according to the semiconductor industry associations 1999 international technology roadmap for semiconductors, by the year 2008 the integration of more than 500 million transistors will be possible on a single chip. integrating transistors on silicon will depend increasingly on design reuse. design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. however, most discussions focus on higher-level abstraction like rtl descriptions, which can be synthesized. design reuse is often seen as an add-on to normal design activity, or a special design task that is not an integrated part of the existing design flow. this may all be true for the asic world, but not for high-speed, high-performance microprocessors. in the field of high-speed microprocessors, design reuse is an integrated part of the design flow. the method of choice in this demanding field was, and is always, physical design reuse at the layout level. in the past, the practical implementations of this method were linear shrinks and the lambda approach. with the scaling of process technology down to 0.18 micron and below, this approach lost steam and became inefficient.the only viable solution is a method, which is now called automatic layout modification (alm). it combines compaction, mask manipulation, and correction with powerful capabilities. automatic layout modification, including design reuse of the alpha cpu in 0.13 micron soi technology is a welcome effort to improving some of the practices in chip design today. it is a comprehensive reference work on automatic layout modification which will be valuable to vlsi courses at universities, and to cad and circuit engineers and engineering managers.
